



Figure 3-1 Example 8KB cache

The instruction cache and data cache are four-way set associative, with a cache line length of 8 words (32 bytes). Each cache supports single-cycle read access.